
REMARKS

Claims 1, 3, and 5-16 remain in the application and stand rejected.

Reconsideration of the rejection is respectfully requested in light of the following reasons.

Claims 1, 3, 5-7, 9-16 stand rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. Patent No. 4,571,661 to Hoshino ("Hoshino"). The rejection is respectfully traversed.

Claim 1 is patentable over Hoshino at least for reciting: "forming a first protective layer over a gate, source, and drain of the transistor." As an example, FIG. 10 of the specification shows a protective oxide layer 104 over the transistor 100, which comprises a gate 98 and source-drains 96. FIG. 10 of the specification is reproduced below for ease of discussion. Such a protective layer allows separation of front end and backend processing of the integrated device, which is especially beneficial to the manufacture of capacitive micromachined ultrasonic transducers (CMUTs), for example. Among other advantages, embodiments of the invention allow for high temperature processing of CMUTs and other MEMS-based devices.




In contrast, Hoshino does not teach or suggest forming a protective layer over a transistor and then forming a MEMS structure over the protective layer. In Hoshino, the oxide layer 22 cannot be the recited first protective layer because it is not formed over a transistor. This is now explained in connection with Hoshino FIG. 2A, which is reproduced below.

Docket No. 10021.003020 (P0043) Response To Office Action and Amendment

February 10, 2006

FIG.2A



As shown in Hoshino FIG. 2A, the oxide layer 22 is formed over P+ regions 28 and 26 before they become part of a completed transistor. Note that P+ regions alone do not make a *transistor*. The transistor including P+ regions 26 and 28 is not formed until after the gate 36 is formed in step FIG. 2D of Hoshino. This prevents the oxide layer 22 from protecting the transistor during fabrication of other subsequently formed layers. While this may be adequate for Hoshino's device, this limits fabrication of other devices as subsequently formed processing steps may degrade the transistor.

To expedite prosecution, claim 1 has been amended to recite that the protective layer is formed over the gate, source, and drain of the transistor. Clearly, Hoshino's oxide layer 22 is not formed over the gate 36. Note that this amendment is already implicit in claim 1 prior to the amendment as it already recited forming the first protective layer over the transistor, and active regions alone do not make a transistor. Therefore, it is respectfully submitted that claim 1 is patentable over Hoshino.

Claims 3 and 5-8 depend on claim 1, and are thus patentable over Hoshino at least for the same reasons that claim 1 is patentable.

Similar to claim 1, claim 9 is patentable over Hoshino at least for reciting: "forming a protective layer over the plurality of transistors after the plurality of transistors is formed." As explained above, Hoshino does not teach or suggest forming a protective layer over a formed transistor.

Claims 10-16 depend on claim 9, and are thus patentable over Hoshino at least for the same reasons that claim 1 is patentable.

Docket No. 10021.003020 (P0043) Response To Office Action and Amendment February 10, 2006

Claim 8 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Hoshino as applied to claims 1, 3, 5-7, and 9-16, and further in view of U.S. Patent No. 6,430,109 to Khuri-Yakub et al. ("Khuri-Yakub"). The patentability of claim 1 over Hoshino has already been explained above. Khuri-Yakub does not cure the deficiencies of Hoshino in regard to claim 1. Claim 8 depends on claim 1, and is thus patentable over Hoshino and Khuri-Yakub at least for the same reasons that claim 1 is patentable.

For at least the above reasons, it is believed that claim 1, 3, and 5-16 are in condition for allowance. The Examiner is invited to call the undersigned at (408)436-2112 for any question.

Respectfully submitted, James A. Hunter, et al.

Dated: ____

Parise or

Patrick D. Benedicto, Reg. No. 40,909 Okamoto & Benedicto LLP P.O. Box 641330

San Jose, CA 95164 Tel.: (408)436-2110 Fax.: (408)436-2114

CERTIFICATE OF MAILING

I hereby certify that this correspondence, including the enclosures identified herein, is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below. If the Express Mail Mailing Number is filled in below, then this correspondence is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service pursuant to 37 CFR 1.10.

Signature: Pare 1000

Typed or Printed Name: Patrick D. Benedicto

Dated:

February 10, 2006